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The day-to-day digital services that
users take for granted—from accounting and
commercial transactions to residential utili-
ties—often rely on available, reliable infor-
mation processing and storage. Server
reliability is already a critical requirement for
e-commerce, where downtime can undercut
revenue by as much as $6 million per hour for
availability-critical services.1 Small wonder
that reliability has become a key design met-
ric for server platforms.
Unfortunately, although availability and reli-
ability are becoming increasingly crucial, the
obstacles to designing, manufacturing, and mar-
keting reliable server platforms are also escalat-
ing.1,2 The gigascale integration trend in
semiconductor technology is producing circuits
with significant vulnerability to transient error
(such as that caused by cosmic radiation) and
permanent failure (such as that from device
wearout).3 Reliable mainframe platforms have
traditionally used custom components with
enhanced reliability, but the cost can be pro-
hibitive.4 Moreover, these platforms have strong
disadvantages: Either they provide a message-
passing programming interface, which requires
custom software,5 or they use a small broadcast-
based interconnect to share a single physical
memory, which compromises their scalability.6
In contrast, most modern servers are
shared-memory multiprocessors that give pro-
grammers the convenience of a global address
space. Scalable commodity servers are increas-
ingly based on a cache-coherent distributed
shared-memory (DSM) paradigm, which pro-
vides excellent scalability while transparently
extending the global address space. Unfortu-
nately, DSM servers tend to use potentially
unreliable components as building blocks to
exploit economies of scale.
The Total Reliability Using Scalable Servers
(TRUSS) architecture, developed at Carnegie
Mellon, aims to bring reliability to commod-
ity servers. TRUSS features a DSM multi-
processor that incorporates computation and
memory storage redundancy to detect and
recover from any single point of transient or
permanent failure. Because its underlying
DSM architecture presents the familiar
shared-memory programming model,
TRUSS requires no changes to existing appli-
cations and only minor modifications to the
operating system to support error recovery.
Designing for fault tolerance
Central to TRUSS’ practical fault-tolerant
design is Membrane, a conceptual fault-isola-
tion boundary that confines the effects of a com-
ponent failure to the processor, memory, or I/O
subsystem in which the failure occurred. With
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Membrane, each subsystem must individually
detect errors and stop them from propagating to
the rest of the system. Because the subsystems
detect an error locally—before it can spread—
the system needs only local recovery to contin-
ue correct operation. In essence, the problem of
designing a fault-tolerant system becomes a col-
lection of subproblems that are easy to separate
and thus more manageable to analyze and solve.
We can group processing nodes, for example,
in a distributed dual- (DMR) or triple-modu-
lar redundant (TMR) scheme to protect against
processing errors. The memory subsystem can
then rely on both local error correction codes
(ECC) and distributed parity for the detection
and recovery of errors in memory storage.
When we compose the two subsystems through
Membrane, the processors on one side simply
see the appearance of a reliable memory system
on the other. Similarly, traditional redundancy
and parity techniques protect storage and other
I/O devices without affecting processor or
memory design5,7 (see Figure 1).
To maintain the overall Membrane abstrac-
tion, the operation of the interconnection net-
work itself must be error-free and
uninterrupted. TRUSS builds on a wealth of
prior work in reliable, high-performance
interconnects that guarantee packet delivery
and guard against data corruption8,9—long-
standing requirements for high-performance
parallel systems.
Two elements are key in enabling TRUSS
processors and memory subsystems to satisfy
Membrane’s requirements for error-free, unin-
terrupted operation: 
• a master/slave computational redundancy
scheme that protects against processor
error or node failure and
• a distributed-parity memory redundancy
scheme that protects against multibit
errors or the complete loss of a node.
In this article, we describe both these ele-
ments and the results of a performance
evaluation.
Evaluation framework
To evaluate TRUSS performance, we used
Flexus, a framework for cycle-accurate full-
system simulation of a DSM multiproces-
sor,10,11 to simulate a 16-node DSM running
Solaris 8. Each node contains a speculative,
eight-way out-of-order superscalar proces-
sor, a detailed DRAM subsystem model, and
an interconnect based on the HP GS1280.12
We use a wait-free implementation of the
total store order (TSO) memory consistency
model that enforces memory order at run-
time only in the presence of races.11 Table 1
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Figure 1. Logical decomposition of error detection and isola-
tion within the TRUSS distributed shared-memory multi-
processor. Each subsystem must detect and recover from
an error without involvement from other subsystems. In
this manner, each subsystem uses an error detection and
recovery scheme optimized for that particular component.
The Membrane abstraction composes the various compo-
nents into a complete fault-tolerant system. 
Table 1. Parameters in the 16-node DSM multiprocessor simulation.
System element Parameters
Processing nodes UltraSPARC III instruction set architecture; 4-GHz eight-stage pipeline; out-of-order execution, eight-wide 
dispatch and retirement; 256-entry reorder buffer
L1 caches Split instruction and data caches; 64-Kbyte, two-way, two-cycle load-to-use latency; four ports; and 32 miss-
status holding registers (MSHRs)
L2 caches Unified, 8-Mbyte, eight-way, 25-cycle hit latency; one port; and 32 MSHRs
Main memory 60-ns access latency, 32 banks per node, two channels, and 64-byte coherence unit
Protocol controller 1-GHz microcoded controller and 64 transaction contexts
Interconnect 4×4 2D torus, 25-ns latency per hop, 128-GBytes/s peak bisection bandwidth
lists the relevant system parameters.
We evaluated four commercial workloads
and three scientific applications: 
• OLTP-DB2 is IBM DB2 version 7.2
enterprise-extended edition running an
online transaction processing (OLTP)
workload modeled after a 100-warehouse
TPC-C installation.
• OLTP-Oracle is Oracle Database 10g
running the OLTP workload.
• Web-Apache is Apache HTTP Server ver-
sion 2.0 running the SpecWeb99
benchmark.
• Web-Zeus is Zeus Web Server version 4.3
running the SpecWeb99 benchmark.
• Ocean, Fast Fourier Transform (FFT), and
em3d are scientific applications that
exhibit a range of sharing and network
traffic patterns, which we scaled to exceed
the system’s aggregate cache footprint. In
this way, we could evaluate TRUSS
under realistic memory-system con-
tention.
Computational redundancy
In TRUSS, processor pairs reside on sepa-
rate nodes so that the system can tolerate the
loss of an entire node. This requirement gives
rise to two formidable challenges: coordinat-
ing a distributed DMR pair for lockstep oper-
ation and having that pair corroborate data as
part of error detection and isolation.
Coordination 
Given that a variable-latency switching fab-
ric separates processors in a DMR pair,
TRUSS requires a coordination mechanism
to enforce synchronous lockstep execution in
an inherently asynchronous system. Rather
than attempting to enforce true simultaneity,
we opted for an asymmetric scheme in which
the execution of the slave processor in a DMR
master-slave pair actually lags behind the mas-
ter. (The “processor” is the fully determinis-
tic core and caches into which asynchronous
inputs—interrupts, cache-line fills, and exter-
nal coherence requests—feed.) The coordi-
nation mechanism enforces the perception of
lockstep by replicating at the slave processor
the exact sequence and timing of the external,
asynchronous inputs that the master proces-
sor first observes. Thus, the two processors
execute the same instruction sequence despite
their physical distance.
Figure 2 illustrates the high-level opera-
tion of the master-slave coordination pro-
tocol and associated hardware. The
coordination mechanism directs all inputs
only to the master processor. To ensure that
all coordination messages arrive at the slave
in time for delivery, the slave runs behind
the master at a fixed lag longer than the
worst-case transit time for a coordination
protocol message. To bound this latency,
the master sends coordination messages on
the highest-priority channel, and master-
slave pairs are neighboring nodes in the net-
work topology.
Because the master and slave nodes have no
synchronized clocks, we must be able to mod-
ulate their locally synthesized clocks, for
example, using down spread-spectrum clock
synthesizers.13 Over time, if the master clock
phase drifts too far behind the slave—that is,
if coordination protocol messages arrive too
close to the required delivery time—the coor-
dination mechanism must actively retard the
slave clock until the master clock phase catch-
es up. When the opposite occurs—the slave
clock phase drifts too far behind that of the
master—the mechanism retards the master
clock. This scheme precludes large, unilater-
al changes to the clock frequency because of
thermal throttling or similar mechanisms;
rather, such changes must be coordinated
between master and slave.
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Figure 2. Replicating incoming messages between master
and slave. As part of the coordination protocol, the master
processor replicates the input and tags it with a delivery
timestamp. Both the input and timestamp are forwarded to
the slave as a special coordination message. On the slave
node, a gated delivery queue presents the forwarded input
to the slave processor’s interface at precisely the cycle that
the timestamp designates (according to a delayed, local
time reference).
Error detection and isolation
Coordination establishes lockstep execution,
but TRUSS must also detect and recover from
computational errors to satisfy Membrane’s
requirements. To ensure that no errors leave
the logical processor pair, the master and slave
must corroborate results and, if error detection
reveals an error, recover to a known-good state.
An effective method for processor-side error
detection is fingerprinting,14 which tightly
bounds error-detection latency and greatly
reduces the required interprocessor commu-
nication bandwidth, relative to other detec-
tion techniques. Fingerprints compress the
execution history of internal processor state
into a compact signature, which along with
small on-chip checkpointing, provides error
detection and recovery. 
TRUSS compares fingerprints from the two
processors in a lockstep DMR pair. When the
master processor generates output data, it com-
municates first to the slave in a coordination
protocol message, which holds a timestamp
and a fingerprint summarizing the master
computation thus far. At the slave node, the
coordination mechanism waits for the slave
processor to reach the same execution point.
The slave node releases the output data to the
rest of the system only if the master and slave
fingerprints agree. In this way, the pair cor-
roborates and validates execution correctness
up to and including the comparison point.
When the slave detects mismatched finger-
prints, indicating an execution error, it restores
a checkpoint of architectural state changes to
itself and the master, and both resume execu-
tion. If the slave node does not detect an error,
it discards the previous checkpoint and con-
tinues execution. TRUSS recovers from the
permanent failure of a master or slave node by
either bringing a new master-slave pair online
or running the remaining functional node
(master or slave) in a nonredundant mode.
TRUSS integrates the error detection and
isolation protocol into a three-hop, invalida-
tion-based coherence protocol. In the base pro-
tocol, remote nodes forward responses for dirty
cache lines directly to the requesting node.
TRUSS extends this three-hop forwarding
chain to include an additional hop (master to
slave) to validate the outbound data. This extra
step introduces overhead in any request-reply
transaction to a logical processor. For dirty
cache reads, for example, the extra step fully
manifests in the read transaction’s critical path.
Outbound data that is not part of a request-
reply (writebacks, for example) requires a sim-
ilar comparison step, but the latency is hidden
if no other node is waiting on the writeback
result. For operations without irreversible side
effects, the master issues the message before it
checks the result with the slave.
Because the master accepts request messages
while the slave releases replies, a complication
arises with network flow control. Guarding
against deadlock requires that a node not
accept a lower-priority request if back-pres-
sure is blocking it from sending a response on
a higher-priority channel. Because the master
cannot directly sense back-pressure at the
slave’s send port, the coordination protocol
must keep track of credit and debit counters
for the slave’s send buffers at the master node.
The coordination protocol does not accept an
inbound message at the master node unless
the counters guarantee that the slave can also
absorb the inbound message.
Performance issues
The key performance issues in the coordi-
nation protocol are the impact on the round-
trip latency of request-reply transactions and
network contention from the extra traffic in
the master-to-slave channels. Figure 3 shows
TRUSS performance relative to a 16-node
nonredundant system. For TRUSS, we
extended the 4×4 2D torus from the baseline
system to a 4×4×2 3D torus, where master
and slave nodes are on separate planes of the
interconnect topology. This arrangement pre-
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Figure 3. Performance with computational redundancy. We normalize
results to a 16-node nonredundant system and show 90 percent confidence
intervals on commercial workloads.
serves the master-to-master latency for side-
effect-free communications.
In the base system, OLTP-Oracle spends less
than 40 percent of execution time in off-chip
memory accesses, spending 21 percent of the
total time waiting for dirty data. Overhead wait-
ing for this dirty data, along with queuing effects
when reading shared data, account for the 15
percent performance penalty in the TRUSS sys-
tem as compared to the baseline. OLTP-DB2,
however, spends 73 percent of execution time
on off-chip memory accesses, most of which
goes to dirty coherence reads. The additional
latency associated with these accesses, coupled
with related increases in queuing between mas-
ter and slave, account for the 35 percent per-
formance penalty in the TRUSS system. 
Although both Web-Apache and Web-Zeus
spend over 75 percent of execution time in off-
chip memory accesses, few of these read mod-
ified data from another processor’s cache.
Moreover, because bandwidth does not gener-
ally bound these applications, they can support
the additional traffic in the master-to-slave
channels. Consequently, Web servers incur a
marginal performance penalty in the TRUSS
system, relative to the baseline system.
Because their working sets exceed the aggre-
gate cache size, the scientific applications we
studied do not spend time on dirty coherence
misses and therefore do not incur additional
latency from error detection. In ocean and
em3d, contention in the master-to-slave chan-
nels creates back pressure at the master node
and leads to delays on critical-path memory
accesses, which accounts for the small perfor-
mance loss in both applications.
Memory redundancy
TRUSS protects the memory system using
Distributed Redundant Memory (Drum), an
N+1 distributed-parity scheme akin to redun-
dant arrays of inexpensive disks (RAID) for
memory.7 In this scheme, N data words and
one parity word, which the system stores on
N+1 different computational nodes, form a
parity group, and parity maintenance becomes
part of the cache-coherence mechanism.15 The
parity word provides sufficient information
to reconstruct any one of the data words with-
in the parity group. Drum complements exist-
ing within-node error-protection schemes,
such as word- or block-level ECC, and 
chip-16,17 or module-level18 redundancy. It also
guards against multibit transient errors—soon
reaching prohibitive frequencies in memo-
ry16—or a single memory component or node
failure in a distributed system.
Drum’s main goal is to protect memory
with little or no performance overhead. As in
other distributed parity schemes,15 Drum
relies on ECC to detect multibit errors and
does not require a parity lookup upon mem-
ory read operations. In the common case of
error-free execution, Drum incurs the over-
head of updating parity on a memory write
operation, such as a cache block writeback.
Contention in distributed parity schemes
A distributed parity scheme can introduce
several sources of contention and performance
degradation, as Figure 4 shows. Other
approaches to distributed parity in a DSM
lock the directory entry while the directory
controller waits for a parity-update acknowl-
edgement.15 Generally, acknowledgments help
simplify recovery by accounting for all pend-
ing parity updates. In workloads such as
OLTP, however, which have frequent, simul-
taneous sharing patterns, concurrent reads
stall while the directory entry waits for the
parity-update acknowledgment.
A second bottleneck exists at the memory
channel and DRAM banks, where program-
initiated memory requests and parity updates
contend for shared resources. Other proposed
techniques15 uniformly distribute parity infor-
mation across a node’s memory banks. This
approach can benefit memory bank load bal-
ancing, but for workloads with bursty write-
back traffic,19 parity updates contend with
processor requests at the memory channels
and increase memory access time.
Finally, parity updates in distributed parity
schemes increase the number of network mes-
sages. Therefore, in networks with low bisection
bandwidth, parity updates can increase network
traversal time. However, modern DSMs, such
as the HP GS1280,12 typically use interconnect
fabrics designed for worst-case demand, so par-
ity updates in such systems are unlikely to affect
message latencies significantly.15
Optimizations
Distributed parity in Drum incurs minimal
performance overhead through three opti-
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mizations: eliminating parity-update
acknowledgments, opting for a lazy schedul-
ing of parity updates, and dedicating memo-
ry banks to parity words.
Eliminating parity-update acknowledg-
ments alleviates contention at the directory
and reduces the number of network messages,
but it can lead to overlapping updates for the
same data. Fortunately, parity-update opera-
tions are commutative, so performing the
updates out of order does not affect parity
integrity. For error recovery, however, the sys-
tem must stop and collect all in-flight messages
to guarantee that the memory controllers have
completed all updates. The added overhead of
quiescing in-flight messages has negligible
impact on overall execution time because the
system infrequently recovers from multibit
errors or hardware failures.
Lazy parity-update scheduling prioritizes
data over parity requests at the memory con-
troller, which yields lower memory response
time for data requests. Because parity requests
are not on the execution’s critical path, the
memory controller delays them arbitrarily
during error-free execution. Drum stores
delayed parity requests in a separate parity
buffer queue in the memory controller, which
identifies and uses idle memory channel and
bank cycles for parity requests after servicing
bursty data requests. The Drum memory con-
troller also supports the coalescing of parity
requests within the parity buffer queue;
recomputing the parity effectively coalesces
the two requests for the same address, there-
by reducing the number of accesses to the par-
ity bank.
To attain higher data throughput, Drum
segregates parity values to a few dedicated
memory banks, which reduces memory bank
contention between data and parity requests,
and improves row buffer locality.
Performance
Figure 5 shows the performance of various
parity-update organizations, all normalized to
a configuration that is not fault-tolerant. 
Without prioritized scheduling and dedi-
cated memory banks for parity requests, mem-
ory contention causes ocean and FFT to suffer
22 and 18 percent performance losses, respec-
tively. Memory bandwidth bounds perfor-
mance in both applications, and the
applications’ footprints exceed the aggregate
cache size, which creates significant contention
for memory channels and banks. With lazy
scheduling and dedicated parity banks, the
performance losses for ocean and FFT drop
significantly, to 5 and 4 percent. Because write-
backs in these applications are bursty, delayed
parity requests have ample time to finish.
With parity acknowledgments, directory
contention causes OLTP-DB2 and OLTP-
Oracle to show 8 and 7 percent performance
losses. OLTP exhibits migratory sharing of
modified data, where many processors read and
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Figure 4. Contention in distributed parity schemes. Directory contention (a) occurs when incoming requests must wait while
the directory is locked, stalling critical-path accesses. Memory contention (b) occurs when the addition of parity updates to
the memory subsystem stalls critical-path data accesses.
write a set of addresses over time. As data blocks
pass from one processor’s cache to another, out-
standing parity updates and acknowledgments
delay the release of directory locks. Subsequent
reads for these addresses must wait until the
parity acknowledgment completes. With the
enabling of lazy scheduling and dedicated par-
ity banks, the performance loss grows to 14 per-
cent for OLTP-DB2 and 12 percent for
OLTP-Oracle because lazy scheduling further
delays parity acknowledgments. However, with
no parity acknowledgments, these applications
recoup all their performance losses, with or
without lazy scheduling and bank dedication.
With its combination of acknowledgment-free
parity updates, lazy scheduling, and dedicated
parity banks, Drum is the only solution that
regains the performance losses for all the appli-
cations studied. Its performance loss relative to
the baseline (non-fault-tolerant) design is only
2 percent on average (at worst 4 percent in
ocean). 
Reliability and availability will continue tobe key design metrics for all future serv-
er platforms. The TRUSS server architecture
bridges the gap between costly, reliable main-
frames and scalable, distributed, shared-mem-
ory hardware running commodity application
software. Using the Membrane abstraction,
TRUSS can confine the effects of a compo-
nent failure, enabling error detection and
recovery schemes optimized for a particular
subsystem. MICRO
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